

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/710,457	07/13/2004	Robert S. Condrashoff	NOR-1193	4456
37172 WOOD HERF	7590 01/25/2007 RON & FVANS LLP (NOI	EXAMINER		
WOOD, HERRON & EVANS, LLP (NORDSON) 2700 CAREW TOWER 441 VINE STREET CINCINNATI, OH 45202			ZERVIGON, RUDY	
			ART UNIT	PAPER NUMBER
	,	1763		
SHORTENED STATISTOS	RY PERIOD OF RESPONSE	NOTIFICATION DATE	DELIVER	Y MODE
	<u>l</u>		DELIVERY MODE	
3 MONTHS		01/25/2007	ELECTRONIC	

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

Notice of this Office communication was sent electronically on the above-indicated "Notification Date" and has a shortened statutory period for reply of 3 MONTHS from 01/25/2007.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

krooney@whepatent.com mhines@whepatent.com usptodock@whepatent.com

		Application No.	Applicant(s)			
Office Action Summary		10/710,457	CONDRASHOFF ET AL.			
		Examiner	Art Unit			
		Rudy Zervigon	1763			
Period fo	The MAILING DATE of this communication app or Reply	pears on the cover sheet with the	correspondence address			
WHIC - Exter after - If NO - Failu Any r	ORTENED STATUTORY PERIOD FOR REPLY HEVER IS LONGER, FROM THE MAILING DATES OF SIX (6) MONTHS from the mailing date of this communication. Period for reply is specified above, the maximum statutory period were to reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailing and patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDON	on. timely filed m the mailing date of this communication. NED (35 U.S.C. § 133).			
Status		•				
1)[🛛	Responsive to communication(s) filed on <u>06 N</u>	ovember 2006				
<i>'</i> _		action is non-final.				
,—	, -		rosecution as to the merits is			
ٽر ٽ	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.					
Dispositi	on of Claims		•			
•						
•	☑ Claim(s) <u>1-17</u> is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration.					
	5) Claim(s) is/are allowed.					
,	6)⊠ Claim(s) is/are allowed. 6)⊠ Claim(s) <u>1-17</u> is/are rejected.					
<i>'</i>	Claim(s) is/are objected to.					
,	• • •	r election requirement.				
8) Claim(s) are subject to restriction and/or election requirement.						
Applicati	on Papers	•				
9)[The specification is objected to by the Examine	er.				
10)	10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.					
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).					
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority u	ınder 35 U.S.C. § 119					
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: Certified copies of the priority documents have been received. Certified copies of the priority documents have been received in Application No Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 						
2) Notice	t(s) e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO/SB/08) r No(s)/Mail Date 10/9/2006.	4) Interview Summa Paper No(s)/Mail 5) Notice of Informal 6) Other:	Date			

Art Unit: 1763

DETAILED ACTION

Claim Rejections - 35 USC § 102

- 1. The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.
- 2. Claims 1-3, 5, and 8-10 are rejected under 35 U.S.C. 102(b) as being anticipated by Shan; Hong Ching et al. (US 5891350 A). Shan teaches an apparatus (Figure 1,3 - see common numbers) for processing a substrate ("silicon wafer"; throughout specification) with a plasma (column 2; lines 20-34), comprising: a first electrode (30; Figure 1,3; column 3; lines 34-41); a second electrode (24," A_{anode}"; Figure 1,3; column 7; lines 1-15) positioned with a spaced apart relationship relative to said first electrode (30; Figure 1,3; column 3; lines 34-41); a separating ring (76; Figure 3; column 9; lines 31-37) for forming a vacuum-tight seal between said first electrode (30; Figure 1,3; column 3; lines 34-41) and said second electrode (24," Aanode"; Figure 1,3; column 7; lines 1-15) and defining an evacuatable processing region between said first electrode (30; Figure 1,3; column 3; lines 34-41) and said second electrode (24," Aanode"; Figure 1,3; column 7; lines 1-15), said first electrode (30; Figure 1,3; column 3; lines 34-41) adapted to support the substrate ("silicon wafer"; throughout specification) in said processing region for plasma (column 2; lines 20-34) processing, and said separating ring (76; Figure 3; column 9; lines 31-37) comprising a dielectric material (column 16, lines 16-25) for electrically isolating said first electrode (30; Figure 1,3; column 3; lines 34-41) from said second electrode (24," A_{anode}"; Figure 1,3; column 7; lines 1-15); a process gas port (44, Figure 1; column 3; lines 30-45) for introducing a process gas to said processing region; and a vacuum port (50, Figure 1,3; column 3; lines 30-45) for evacuating said processing region to a pressure suitable for generating

the plasma (column 2; lines 20-34) from the process gas in said processing region, as claimed by claim 1

Shan further teaches:

- i. The apparatus (Figure 1,3 see common numbers) of claim 1 further comprising: a vacuum manifold (70, Figure 4; column 15; line 62 column 16, line25) coupled with said vacuum port (50, Figure 1,3; column 3; lines 30-45), said vacuum manifold (70, Figure 4; column 15; line 62 column 16, line25) being electrically isolated from said first electrode (30; Figure 1,3; column 3; lines 34-41) and said second electrode (24," Aanode"; Figure 1,3; column 7; lines 1-15), as claimed by claim 2
- ii. The apparatus (Figure 1,3 see common numbers) of claim 2 wherein said vacuum manifold (70, Figure 4; column 15; line 62 column 16, line25) includes an enclosed volume proximate to said vacuum port (50, Figure 1,3; column 3; lines 30-45) and further comprising: an insert (74, 76, or 78; Figure 4; column 15; line 62 column 16, line25) of an electrically insulating material (column 16, lines 16-25) positioned inside said enclosed volume, said insert (74, 76, or 78; Figure 4; column 15; line 62 column 16, line25) including a first plurality of passages (72 in 74; Figure 4; column 15; line 62 column 16, line25) coupling said vacuum manifold (70, Figure 4; column 15; line 62 column 16, line25) with said vacuum port (50, Figure 1,3; column 3; lines 30-45), as claimed by claim 3
- iii. The apparatus (Figure 1,3 see common numbers) of claim 1 further comprising: a vacuum pump (not shown; column 13, lines 16-25) coupled with said vacuum port (50, Figure 1,3; column 3; lines 30-45) and operative for evacuating said processing region to

Art Unit: 1763

said pressure suitable for generating the plasma (column 2; lines 20-34) from the process gas in said processing region, as claimed by claim 5

- iv. The apparatus (Figure 1,3 see common numbers) of claim 1 further comprising a substrate holder (38; Figure 1) positioned inside said processing region and configured to support the substrate ("silicon wafer"; throughout specification) on said first electrode (30; Figure 1,3; column 3; lines 34-41), as claimed by claim 8
- v. The apparatus (Figure 1,3 see common numbers) of claim 8 wherein said substrate holder (38; Figure 1) is electrically coupled with said first electrode (30; Figure 1,3; column 3; lines 34-41), as claimed by claim 9
- vi. The apparatus (Figure 1,3 see common numbers) of claim 1 further comprising: an electrically-conductive enclosure (20; Figure 1) surrounding said separating ring (76; Figure 3; column 9; lines 31-37), said first electrode (30; Figure 1,3; column 3; lines 34-41), and said second electrode (24," A_{anode}"; Figure 1,3; column 7; lines 1-15), said first electrode (30; Figure 1,3; column 3; lines 34-41) and said second electrode (24," A_{anode}"; Figure 1,3; column 7; lines 1-15) each separated from said conductive enclosure (20; Figure 1) by an air gap (gas volume inside 18; Figure 1), as claimed by claim 10. Applicant's gas identity as being "air" is a claim requirement of intended use of the pending apparatus claims. Further, it has been held that claim language that simply specifies an intended use or field of use for the invention generally will not limit the scope of a claim (Walter, 618 F.2d at 769, 205 USPQ at 409; MPEP 2106). Additionally, in apparatus claims, intended use must result in a structural difference between the claimed invention and the prior art in order to patentably distinguish the claimed

invention from the prior art. If the prior art structure is capable of performing the intended use, then it meets the claim (In re Casey,152 USPQ 235 (CCPA 1967); In re Otto, 136 USPQ 458, 459 (CCPA 1963); MPEP2111.02).

Claim Rejections - 35 USC § 103

- 3. The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.
- 4. Claims 15-17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Shan; Hong Ching et al. (US 5891350 A) in view of Suntola; Tuomo et al. (US 5711811 A) and Maher, Jr.; Joseph A. et al. (US 4381965 A). Shan is disccused above. Shan does not teach:
 - i. An apparatus (Figure 1,3 see common numbers) for plasma (column 2; lines 20-34) processing a plurality of substrates ("silicon wafer"; throughout specification), comprising: a first electrode (30; Figure 1,3; column 3; lines 34-41); a second electrode (24," A_{anode}"; Figure 1,3; column 7; lines 1-15) positioned with a spaced apart relationship relative to said first electrode (30; Figure 1,3; column 3; lines 34-41); a third electrode positioned between said first electrode (30; Figure 1,3; column 3; lines 34-41) and said second electrode (24," A_{anode}"; Figure 1,3; column 7; lines 1-15); a first separating ring (76; Figure 3; column 9; lines 31-37) for forming a vacuum-tight seal between said first electrode (30; Figure 1,3; column 3; lines 34-41) and said third electrode and defining a first evacuatable processing region between said first electrode (30; Figure 1,3; column 3; lines 34-41) and said third electrode, said first electrode (30; Figure 1,3; column 3; lines 34-41) adapted to support one of the plurality of substrates ("silicon wafer"; throughout specification) in said first processing region for plasma

(column 2; lines 20-34) processing, and said first separating ring (76; Figure 3; column 9; lines 31-37) comprising a dielectric material (column 16, lines 16-25) for electrically isolating said first electrode (30; Figure 1,3; column 3; lines 34-41) from said third electrode; a second separating ring (76; Figure 3; column 9; lines 31-37) for forming a vacuum-tight seal between said second electrode (24," A_{anode}"; Figure 1,3; column 7; lines 1-15) and said third electrode to define a second evacuatable processing region between said second electrode (24," A_{anode}"; Figure 1,3; column 7; lines 1-15) and said third electrode, said third electrode adapted to support one of the plurality of substrates ("silicon wafer"; throughout specification) in said second processing region for plasma (column 2; lines 20-34) processing, and said second separating ring (76; Figure 3; column 9; lines 31-37) comprising a dielectric material for electrically isolating said second electrode (24," A_{anode}"; Figure 1,3; column 7; lines 1-15) from said third electrode; at least one process gas port (44, Figure 1; column 3; lines 30-45) for introducing a process gas to said first processing region and second processing region; and a vacuum port (50, Figure 1,3; column 3; lines 30-45) for evacuating said processing region to a pressure suitable for generating the plasma (column 2; lines 20-34) from the process gas in said first processing region and said second processing space, as claimed by claim 15

- ii. The apparatus (Figure 1,3 see common numbers) of claim 15 wherein said vacuum port (50, Figure 1,3; column 3; lines 30-45) is defined in said second electrode (24," A_{anode}"; Figure 1,3; column 7; lines 1-15), as claimed by claim 16
- iii. The apparatus (Figure 1,3 see common numbers) of claim 16 wherein said first electrode (30; Figure 1,3; column 3; lines 34-41) includes a first process gas port (44,

Art Unit: 1763

Figure 1; column 3; lines 30-45) for introducing the process gas to said first processing region and said third electrode includes a second process gas port (44, Figure 1; column 3; lines 30-45) for introducing the process gas to said second process region, as claimed by claim 17

Suntola teaches:

An apparatus (Figure 3) for plasma (column 1; lines 42-44) processing a plurality of iv. substrates (37; Figure 3), comprising: a first separating ring (76; Figure 3; column 9; lines 31-37) for forming a vacuum-tight seal between a first chamber (38; Figure 3) and a second chamber (38; Figure 3) and defining a first evacuatable processing region (38; Figure 3) between a first chamber (38; Figure 3) and a second chamber (38; Figure 3), a first chamber (38; Figure 3) adapted to support one of the plurality of substrates (37; Figure 3) in first processing region (38; Figure 3) for plasma (column 1; lines 42-44) processing, and said first separating ring (76; Figure 3; column 9; lines 31-37) electrically isolating a first chamber (38; Figure 3) from a second chamber (38; Figure 3); a second separating ring (76; Figure 3; column 9; lines 31-37) for forming a vacuum-tight seal between a third chamber (38; Figure 3) and a second chamber (38; Figure 3) to define a second evacuatable processing region between a third chamber (38; Figure 3) and a second chamber (38; Figure 3), a second chamber (38; Figure 3) adapted to support one of the plurality of substrates (37; Figure 3) in said second processing region (38; Figure 3) for plasma (column 1; lines 42-44) processing, and said second separating ring (76; Figure 3; column 9; lines 31-37) electrically isolating a third chamber (38; Figure 3) from a second chamber (38; Figure 3); at least one process gas port (28, 30; Figure 3) for

introducing a process gas to first processing region (38; Figure 3) and second processing region (38; Figure 3); and a vacuum port (25; Figure 3) for evacuating said processing region to a pressure suitable for generating the plasma (column 1; lines 42-44) from the process gas in first processing region (38; Figure 3) and said second processing space (38; Figure 3) - claim 15

- v. The apparatus (Figure 3) of claim 15 wherein said vacuum port (25; Figure 3) is defined in a third chamber (38; Figure 3), as claimed by claim 16
- vi. The apparatus (Figure 3) of claim 16 wherein a first chamber (38; Figure 3) includes a first process gas port (28, 30; Figure 3) for introducing the process gas to first processing region (38; Figure 3) and a second chamber (38; Figure 3) includes a second process gas port (28, 30; Figure 3) for introducing the process gas to said second process region, as claimed by claim 17

Maher teaches a wafer plasma processing apparatus (Figure 4) including plural parallel electrodes 19a,b-25a,b each interposed between insulating dielectric layers 19c-25c.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to add Suntola's apparatus (Figure 3) with Maher's plasma generating means to Shan's apparatus.

Motivation to add Suntola's apparatus (Figure 3) with Maher's plasma generating means to Shan's apparatus includes, among plural motivations, for plasma processing as taught by Suntola (column 1; lines 42-44), and for processing plural substrates for greater through-put compared to Shan as taught by Suntola.

5. Claims 4, 6, 7, and 11-14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Shan; Hong Ching et al. (US 5891350 A) in view of Hirooka; Takaaki (US 6700089 B1). Shan is discussed above. Shan does not teach:

- i. The apparatus (Figure 1,3 see common numbers) of claim 3 wherein said vacuum port (50, Figure 1,3; column 3; lines 30-45) is defined by a second plurality of passages (72 in 76; Figure 4; column 15; line 62 column 16, line25) extending through said first electrode (30; Figure 1,3; column 3; lines 34-41) and registered with said first plurality of passages (72 in 74; Figure 4; column 15; line 62 column 16, line25), as claimed by claim 4
- ii. The apparatus (Figure 1,3 see common numbers) of claim 1 further comprising: a process gas supply coupled with said process gas port (44, Figure 1; column 3; lines 30-45) for introducing the process gas to said processing region, as claimed by claim 6
- iii. The apparatus (Figure 1,3 see common numbers) of claim 1 wherein said second electrode (24," A_{anode}"; Figure 1,3; column 7; lines 1-15) includes a plurality of openings arranged in a pattern effective for communicating process gas from said process gas port (44, Figure 1; column 3; lines 30-45) to said processing region, as claimed by claim 7
- iv. The apparatus (Figure 1,3 see common numbers) of claim 10 wherein said enclosure (20; Figure 1) includes a base (25; Figure 1) and a lid (24; Figure 1) movable relative to said lid (24; Figure 1) between opened and closed positions for accessing said processing region, said lid (24; Figure 1) carrying said first electrode (30; Figure 1,3; column 3; lines 34-41) for movement relative to said base (25; Figure 1), as claimed by claim 11

- v. The apparatus (Figure 1,3 see common numbers) of claim 10 further comprising a coolant port in said lid (24; Figure 1) for supplying a flow of a coolant fluid to said air gap (gas volume inside 18; Figure 1) for cooling said first electrode (30; Figure 1,3; column 3; lines 34-41) and said second electrode (24," A_{anode}"; Figure 1,3; column 7; lines 1-15), as claimed by claim 12
- vi. The apparatus (Figure 1,3 see common numbers) of claim 1 wherein said first electrode (30; Figure 1,3; column 3; lines 34-41) includes said vacuum port (50, Figure 1,3; column 3; lines 30-45) and said second electrode (24," A_{anode}"; Figure 1,3; column 7; lines 1-15) includes said process gas port (44, Figure 1; column 3; lines 30-45), as claimed by claim 13
- vii. The apparatus (Figure 1,3 see common numbers) of claim 13 wherein said second electrode (24," A_{anode}"; Figure 1,3; column 7; lines 1-15) includes a plurality of gas openings coupled with said process gas port (44, Figure 1; column 3; lines 30-45), said plurality of gas openings positioned in said second electrode (24," A_{anode}"; Figure 1,3; column 7; lines 1-15) to distribute process gas across a confronting surface of the substrate ("silicon wafer"; throughout specification), as claimed by claim 14

Hirooka teaches a plasma processing apparatus (Figure 1,2) including:

i. The apparatus (Figure 1,2) of claim 3 wherein a vacuum port (128; Figure 1,2) is defined by a second plurality of passages (126; Figure 1,2) extending through a first electrode (108+126; Figure 1) - claim 4

- ii. The apparatus (Figure 1,2) of claim 1 further comprising: a process gas supply (184; Figure 2) coupled with a process gas port (194; Figure 2) for introducing the process gas to a processing region (102; Figure 2), as claimed by claim 6
- iii. The apparatus (Figure 1,2) of claim 1 wherein a second electrode (124; Figure 2) includes a plurality of openings (124a; Figure 2) arranged in a pattern effective for communicating process gas from a process gas port (194; Figure 2) to a processing region (102; Figure 2), as claimed by claim 7
- iv. The apparatus (Figure 1,2) of claim 10 wherein a enclosure (20; Figure 1) includes a base (104; Figure 2) and a lid (206; Figure 2,3a) movable relative to a lid (206; Figure 2,3a) between opened and closed positions for accessing a processing region (102; Figure 2), a lid (206; Figure 2,3a) carrying a first electrode (108+126; Figure 1) for movement relative to a base (104; Figure 2), as claimed by claim 11
- v. The apparatus (Figure 1,2) of claim 10 further comprising a coolant port (172c; Figure 2) in a lid (206; Figure 2,3a) for supplying a flow of a coolant fluid to a air gap (172c; Figure 2) for cooling a first electrode (108+126; Figure 1) and a second electrode (124; Figure 2), as claimed by claim 12
- vi. The apparatus (Figure 1,2) of claim 1 wherein a first electrode (108+126; Figure 1) includes a vacuum port (128; Figure 1,2) and a second electrode (124; Figure 2) includes a process gas port (194; Figure 2), as claimed by claim 13
- vii. The apparatus (Figure 1,2) of claim 13 wherein a second electrode (124; Figure 2) includes a plurality of gas openings (124a; Figure 2) coupled with a process gas port (194; Figure 2), a plurality of gas openings (124a; Figure 2) positioned in a second

electrode (124; Figure 2) to distribute process gas across a confronting surface of the

substrate ("silicon wafer"; throughout specification), as claimed by claim 14

It would have been obvious to one of ordinary skill in the art at the time the invention was made

to replace Shan's lid and lower electrode with Hirooka's lid and lower electrode.

Motivation to replace Shan's lid and lower electrode with Hirooka's lid and lower electrode is

for improved hermiticity and operating speed (Hirooka:column 2; lines 10-27), and for wafer

temperature control (Hirooka:column 7; lines 1-3), respectively.

Response to Arguments

6. Applicant's arguments with respect to claims 1-17 have been considered but are moot in

view of the new grounds of rejection. Specifically, Applicant's amendment to the claims

requiring that a material property be a qualifying attribute of the claimed "separating ring"

necessitaed the Examiner's new grounds of rejection.

Applicant states:

٠,

As remarked above, the Examiner admits in text spanning pages 5 and 6 of the Office Action that

"Shan does not teach:" followed by a recitation of Applicants' entire independent claim 15. In

view of this admission...

44

In response, the Examiner emplores Applicant to read the Examiner's element-by-element

equivalence of each and every claimed structure required by Applicant's claimed. Specifically,

when the Examiner does not recite a specific equivalnce from the prior art, Applicant is safe to

assume that the reference in question does not teach the claimed apparatus part. In the case of

claim 15, for example, a cursory review of the Examiner's element-by-element equivalence of

each and every claimed structure required by Applicant's claim 15 details both elements taught

by Shan (in parethasis) and elements not taught by Shan (absent parethasis). Speficically, Shan

only does not teach that which the Examiner did not apply an art-based equivalence - "said third

electrode". As noted above, because Shan is not an anticipating reference with respect to claim

15 Shan teaches only part of the elements of claim 15 – the claimed elements followed by

parethasis. A such Shan is applied under a 103 rejection. The Examiner urges Applicant to

consider all claimed elements for which the Examiner has provided element-by-element

equivalence of each and every claimed structure required by Applicant's claimed invention.

In response to applicant's argument that there is no suggestion to combine the references, the

examiner recognizes that obviousness can only be established by combining or modifying the

teachings of the prior art to produce the claimed invention where there is some teaching,

suggestion, or motivation to do so found either in the references themselves or in the knowledge

generally available to one of ordinary skill in the art. See In re Fine, 837 F.2d 1071, 5 USPQ2d

1596 (Fed. Cir. 1988) and In re Jones, 958 F.2d 347, 21 USPQ2d 1941 (Fed. Cir. 1992). In this

case, the Examiner has indeed idnetified in the prior art the fact that there is motivation to add

Suntola's apparatus (Figure 3) with Maher's plasma generating means to Shan's apparatus for

plasma processing as taught by Suntola (column 1; lines 42-44), and for processing plural

substrates for greater through-put compared to Shan as taught by Suntola.

Applicant states:

"

Page 14

Art Unit: 1763

A person having ordinary skill in the art would not consult Suntola, which teaches a non-plasma deposition system, for the purpose of modifying the plasma deposition system disclosed in Shan. These two types of deposition systems operate under dramatically different principles. Specifically, the Shan deposition system generates a plasma with plasma products that react at the surface of a substrate to promote deposition of a thin film. In contrast, the Suntola deposition system directs a first reactant in a non-plasma state ...

"

In response to applicant's argument that Shan; Hong Ching et al. (US 5891350 A), Suntola; Tuomo et al. (US 5711811 A), and Maher, Jr.; Joseph A. et al. (US 4381965 A) are nonanalogous art, it has been held that a prior art reference must either be in the field of applicant's endeavor or, if not, then be reasonably pertinent to the particular problem with which the applicant was concerned, in order to be relied upon as a basis for rejection of the claimed invention. See In re Oetiker, 977 F.2d 1443, 24 USPQ2d 1443 (Fed. Cir. 1992). In this case, the Examiner notes that all of the above cited references are each in the field of applicant's endeavor - gas phase wafer processing. Further, the Examiner notes that the sole difference between plasma etching and plasma deposition is the identity of the processing gas used in each individual method, which in apparatus claims, is an intended use argument. That Shan and Maher are each plasma reactors, and that all of Shan, Maher, and Suntola are in the field of Applicant's endevor grounds these references as being in the field of Applicant's technology. Further, Suntola discusses plasma gas as an alternative to thermal heating (column 1, lines 40-44). The prior art must be considered in its entirety, including disclosures that teach away from the claims - "A prior art reference must be considered in its entirety, i.e., as a whole, including

portions that would lead away from the claimed invention. W.L. Gore & Associates, Inc. v.

Garlock, Inc., 721 F.2d 1540, 220 USPQ 303 (Fed. Cir. 1983), cert. denied, 469 U.S. 851 (1984)

MPEP 2141.02

Applicant states:

66

Furthermore, the element or limitation of "Suntola's apparatus" is not claimed subject matter.

Consequently, the Examiner is setting forth an improper motivation to modify Shan to include

features, namely "Maher's plasma generating means" and "Suntola's apparatus," that are not

claimed subject matter.

.

In response, the Examiner's reference to "Suntola's apparatus" directs the reader to the

Examiner's element-by-claimed-element citation of Suntola with respect to the claimed

apparatus. See above – "Suntola teaches...".

Applicant states:

"

Maher fails to cure the deficiencies of Shan and Suntola. Maher discloses multiple electrode

units 19-25. Each of these electrode units (e.g., electrode unit 25) includes a solid layer of

dielectric material (e.g., layer 25c) and a pair of electrodes (e.g., electrodes 25a,b) applied to

opposite sides of each solid layer of dielectric material, as best shown in Figure 6 of Maher.

Hence, each pair of electrodes that is separated by the layer of dielectric material does not define

a processing region therebetween. Instead, the space between each pair of electrodes is filled by

a layer of dielectric material.

Art Unit: 1763

"

In response, one cannot show nonobviousness by attacking references individually where the rejections are based on combinations of references. In re Keller, 642 F.2d 413, 208 USPQ 871 (CCPA 1981); In re Merck & Co., Inc., 800 F.2d 1091, 231 USPQ 375 (Fed. Cir. 1986).

Conclusion

7. Applicant's amendment necessitated the new grounds of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Examiner Rudy Zervigon whose telephone number is (571) 272-1442. The examiner can normally be reached on a Monday through Thursday schedule from 8am through 7pm. The official fax phone number for the 1763 art unit is (571) 273-8300. Any Inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Chemical and Materials Engineering art unit receptionist at (571) 272-1700. If the examiner

Art Unit: 1763

can not be reached please contact the examiner's supervisor, Parviz Hassanzadeh, at (571) 272-

1435.

My hu

Page 17